FORM PTO-1449

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

INFORMATION DISCLOSURE

STATEMENT BY APPLICANTS

ATTY. DOCKET NO. 174/301 APPL 10/79

APPLICATION NO. 10/796,501

APPLICANTS
David Mendel et al.

CONFIRMATION NO. 3005

FILING DATE

GROUP ART UNIT

March 8, 2004 2819

ILC DATENT DOOUGEN

		U.	S. PATENT DOCUM	ENTS				
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE		
Was	6,407,576	6/18/02	Ngai et al.	326	41] 	,	
	·						• • • • • • • • • • • • • • • • • • • •	
		U.	S. PATENT DOCUM	ENTS'		I	 :-	
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME CL				ING DATE	
							ļ	
		FORE	IGN PATENT DOC	UMENTS				
EXAMINER	DOCUMENT NUMBER DA	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION		
INITIAL						YES	NO	
			<u> </u>					

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL	er olde to the company to the company of the compan
MJB	Jason H. Anderson and Farid N. Najm, "A Novel Low-Power FPGA Routing Switch" (2004) (unpublished, submitted to the 2004 IEEE Custom Integrated Circuits Conference, Orlando, Florida, October 3-6, 2004).
MOB	Jason H. Anderson et al., "Active Leakage Power Optimization for FPGAs", 2004 ACM/SIGDA Twelfth International Symposium on Field Programmable Gate Arrays, Monterey, California, pp. 33-41 (February 22-24, 2004).
MIB	Jason H. Anderson and Farid N. Najm, "Low-Power Programmable Routing Circuitry for FPGAs" (2004) (unpublished, submitted to the 2004 International Conference on Computer Aided Design, San Jose, California, November 7-11, 2004).
MJB	Deming Chen and Jason Cong, "Low-Power Technology Mapping for FPGA Architectures with Dual Supply Voltages", 2004 ACM/SIGDA Twelfth International Symposium on Field Programmable Gate Arrays, Monterey, California, pp. 109-117 (February 22-24, 2004).
Mab	A. Gayasen et al., "Reducing Leakage Energy in FPGAs Using Region-Constrained Placement", 2004 ACM/SIGDA Twelfth International Symposium on Field Programmable Gate Arrays, Monterey, California, pp. 51-58 (February 22-24, 2004).
MOB	Fei Li et al., "Low-Power FPGA Using Pre-defined Dual-Vdd/Dual-Vt Fabrics", 2004 ACM/SIGDA Twelfth International Symposium on Field Programmable Gate Arrays, Monterey, California, pp. 42-50 (February 22-24, 2004).

EXAMINER Willald J.

DATE CONSIDERED 8 29 06

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not conformance and not considered. Include copy of this form with next communication to applicants.

FORM PTO-1449	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 174/301	APPLICATION NO. 10/796,501	
INFORMATION DISCLOSURE STATEMENT BY APPLICANTS		APPLICANTS David Mendel et al.	CONFIRMATION NO. 3005	
		FILING DATE March 8, 2004	GROUP ART UNIT 2819	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL	E.A.	
MOB	Fei Li et al., "FPGA Power Reduction Using Configurable Dual-Vdd", 2004 Design Automation Conference, San Diego, California, pp. 735-740 (June 7-11, 2004).	
MOB	Arifur Rahman and Vijay Polavarapuv, "Evaluation of Low-Leakage Design Techniques for Field Programmable Gate Arrays", 2004 ACM/SIGDA Twelfth International Symposium on Field Programmable Gate Arrays, Monterey, California, pp. 23-30 (February 22-24, 2004).	
MB	"Mercury Programmable Logic Device Family", Data Sheet, Version 2.2, Altera Corporation, pp. 17-(January 2003).	28

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation it not conformance and not considered. Include copy of this form with next communication to applicants.

•								
Fynrass M	ail Label No. E\	/610610287	118	•	;	Sheet <u>1</u> of	_1_	
Express Mail Label No. EV619619287US FORMPED 1449 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANTS				ATTY. DOCKET NO. 174/301 APPLICANTS David Mendel et al.		APPLICATION NO. 10/796,501 CONFIRMATION NO. 3005		
						U. s	S. PATENT DOCUM	IENTS
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS		FILING DATE IF APPROPRIATE	
MB	6,777,978	08/17/2004	Hart et al.	326	38			
	·	U.S	S. PATENT DOCUM	IENTS	<u></u>			
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	š i	FILING DATE IF APPROPRIATE	
							-	
		FORE	IGN PATENT DOC	UMENTS				
EXAMINER	DOCUMENT DATE		COUNTRY	CLASS	SUBCLASS	TRANSLATION		
INITIAL	NUMBER	JOBOLAGO			YES	NO		
							<u> </u>	
•	, i							

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER

DATE CONSIDERED 8 29 0

EXAMINER: Initial if citation considered whether or not citation is in conformance with MPEP 609; Draw line through citation if not conformance and not considered. Include copy of this form with next communication to applicants.